Abstract -This paper presents the design and simulation of a CMOS Ultra-wideband Low noise Amplifier. In the design, specific architecture decisions were made in consideration of system-on-chip implementation. The basic architecture of the LNA designed herein exhibits a differential amplifier core with active input and output impedance matching. Simulations reveal that the LNA maintains a gain of 16.7dB with a ±0.3dB ripple over the band of 3.1-6.0GHz. Despite the use of an active input matching stage, the LNA achieved a simulated noise figure ranging from 3.0-3.5dB over the band of operation. The input and output active matching stages maintain less than -10dB reflection coefficients, thus successfully matching with 50Ω over the bands of 3 -12GHz and 3 -17GHz, respectively.
I. INTRODUCTION
Despite its long history in radio and radar systems, Ultra-Wideband (UWB) technology just recently stands poised to offer unprecedented high data rates combined with low power consumption to many different commercial application areas. This recent push for the development of UWB systems has been fueled by the Federal Communications Commission's (FCC) decision to allow unlicensed spectrum usage of 3.1 -10.6GHz in 2002. The availability of this "huge bandwidth" encourages a plethora of bandwidth demanding, low power applications such as Wireless Personal Area Networks (WPANs), sensor networks, imaging systems, vehicular radar systems, and etc.
Also of late, there has been a thrust in research to develop entire systems-on-chip (SoC). And because of its cost advantage and ease of integrating high-performance digital circuits and high-speed analog/RF circuits, CMOS technology has emerged as the top technology for SoCs.
However, one of the biggest impediments to CMOS SoC development is the "noisy" influence (sometimes called substrate noise) of nearby digital circuitry on sensitive analog circuitry. Although there have been several other methods proposed for minimizing the effect of substrate noise, a differential architecture is known to aid in rejection of some of this type of noise. By rejecting this noise, differential architectures increase the robustness of the analog circuitry. The architecture of the Low Noise Amplifier (LNA) developed in this paper was motivated by these issues.
Considerable research has developed CMOS Low Noise Amplifiers (LNA) with exceptional performance characteristics suitable for the analog front-end of a UWB wireless system [1] - [8] . One of these LNAs employs a differential architecture [7] , but the power consumption and noise figure are relatively high and can be improved upon. This paper contributes a differential UWB LNA which is suitable for operation in an UWB system while attempting to minimize detrimental effects of substrate noise and power supply noise. This paper focuses on the design and simulation of a differential UWB LNA with active impedance matching using 0.18μm technology. In section II, the architecture of the LNA is proposed and relevant circuit analysis is discussed. Section III demonstrates the capabilities of the LNA with relevant simulations. Then in Section IV, an attempt at presenting an unbiased representation of previously published CMOS UWB LNAs is given and some performance comparisons are made.
II. PROPOSED CIRCUIT AND ANALYSIS
The proposed circuit consists of three stages: an input stage, a gain stage, and an output buffer. The overall schematic is shown in Fig. 1 . The input stage is a common-gate amplifier. The gain stage is realized by a common-source amplifier with feedback, and its primary purpose is to provide additional gain with common-mode rejection. These two stages are followed by an output buffer. The capacitors C i-CG , C i-DP , and C o-SF function as AC-coupling capacitors between the three stages. Transistors M 7 , M 8 , M 9 , and M 10 form biasing current mirrors while R b-CG was used to bias the common-gate input stage. 
A. Common-gate Stage
The common-gate input stage was designed to perform two very important functions. First, the common-gate stage must present an input impedance of about 50Ω in order to satisfactorily minimize reflections between an antenna and the common-gate stage. Second, the common-gate stage must also provide sufficient gain so as to minimize the effect of the noise contributions from the downstream differential pair and source follower stages while simultaneously contributing a minimal amount of noise itself. The common-gate stage exhibits a shunt-peaking load inductor (L d-CG ) to enhance the wideband properties.
The loaded input impedance of the common-gate stage can be expressed as (assuming C i-CG is really large and C gs-CG is really small),
where Z i-DP is the equivalent input impedance of the following stage. From (1), it can be seen that letting r o-CG → ∞ removes the dependency of the input impedance from the load of the common-gate stage. Also, letting C i-CG → ∞ and C gs-CG → 0, (1) becomes,
Small-signal transistor finite output impedance (r o ) has a very interesting effect on the common-gate input impedance matching stage under the matching constraint. It suggests that we "must" sacrifice power consumption to establish a good impedance match. This is because as r o-CG decreases, g m-CG must increase to compensate and maintain an adequate match. Increasing V b-CG and W/L so as to increase g m-CG will consequently cause an increase in I d-CG , thus increasing power consumption. Another interesting effect is that even though we must sacrifice power, noise figure decreases with increasing g m-CG as seen in (3) . Therefore, essentially the input impedance matching constraint with a common-gate stage forces one to "trade-off" power for better noise performance.
The gain through the common-gate stage is given by,
where, Z L is the equivalent loading impedance. As shown in (2), A v depends heavily on Z L which is dependent on Z i-DP . Therefore, obtaining a flat gain response in the common-gate stage across the entire band of operation becomes exceedingly difficult because of the complex loading profile of Z i-DP . However, it is possible to design the values in the differential pair stage such that Z i-DP steadily increases with frequency. This was done so that the shunt peaking realized by sL d-CG in the common-gate stage was not cancelled out. Observing (4), suggests that this is possible and that a large L f will help to ensure this characteristic for Z i-DP .
In the common-gate configuration, the noise figure is solely dependent on the noise sources from within the transistor. Ignoring induced gate noise and the thermal noise contribution of R b-CG , the noise factor of the common-gate configuration can be roughly expressed as [9] ,
In (3), ξ is the drain noise coefficient, and α = g m-CG /g d0-CG where g d0-CG is the zero bias drain-source conductance. The drain noise coefficient ξ for long-channel transistors is only 2/3 < ξ < 1, but becomes increasing more significant for short-channel devices. For example, ξ has been shown to be about 2.5 in some 0.25μm MOS devices [10] , but the amount of increase in ξ remains debatable and somewhat controversial. Equation (3) expresses noise factor, F, as a lower bound mainly because induced gate noise current is not included. For long-channel devices, ξ = 2/3 and α = 1 [9] which implies a lower bound noise figure of about 2.22dB when g m-CG ≈ 20mS. This is expected to be significantly higher for short channel lengths because ξ increases and α decreases with decreasing channel lengths [9] .
B. Source-follower stage
The common-drain (source-follower) output stage's primary purpose is to provide adequate matching to the loading 50Ω terminal, while maintaining a gain as close to unity as possible. Accomplishing both of these feats optimally is not possible, and a trade off between gain and output impedance must be made. The value of 50Ω output impedance was arbitrarily chosen for lack of knowledge of subsequent stages.
The output impedance of the source-follower can be expressed with C o-SF → ∞, C gs-SF → 0, and r o-DP → ∞ as Z o-SF ≈ 1/g m-SF . Establishing a good impedance match at the output with the source-follower stage is similar to input matching with the common-gate stage.
C. Differential pair stage
Feedback was utilized to desensitize gain from bias dependent parameters such as g m-DP 0. The effect of variations on analog bias networks is very difficult to minimize, and therefore the power supply variations can significantly distort the signals in the sensitive analog circuitry. This decreases the dependency of the differential pair gain upon g m and increases the chances of the LNA performing properly in presences of supply variations. As can be seen from (4), when Z f becomes smaller, the differential-mode gain becomes less dependent on g m-DP as opposed to when Z f → ∞.
The differential-mode gain of the differential pair can be expressed as, ( )
where Z f is the impedance seen in the feedback path. Another important function of the differential pair stage, besides additional gain, is to compensate for any un-flatness associated with the gain of the common-gate stage. The size of the shunt-peaking inductor, L d-DP , was designed so that the "peaking" in the differential pair response would correspond in frequency to the single largest "dipping" point in the response of the common-gate stage.
III. SIMULATIONS
Thorough simulations of this LNA were performed by Agilent's advanced design system together with the proprietary libraries for all components provided by TSMC through MOSIS.
As seen in Fig. 2 , the input and output differential-mode reflection coefficients (S d1d1 and S d2d2 ) remain below -10dB in the band of 3-12GHz. All of the differential-mode S-parameters were calculated from the 4-port single-ended s-parameters as derived in [11] .
The complete LNA achieves a gain flatness of ± 0.3dB over the band from 3.1-6.0GHz. The overall gain of the LNA, including the -6dB attenuation from the source-follower stage, is 16.7dB. Fig. 3 shows the differential-mode gain and noise figure versus frequency of the complete schematic as shown in Fig.  1 . The differential-mode gain was calculated from the 4-port single-ended s-parameters, as derived in [11] As can be seen from Fig. 3 , the noise figure varies from 3.0-3.5dB over 3-6GHz. The power consumption of the two common-gate stages is 12.1mW. The differential core consumes about 6mW and the output source-follower stages consume 13.2mW combined static power. The supply voltage to all stages is 1.8volts.
The input referred 1dBc (1dB compression point) is -22dBm. The stability factor (commonly referred to as k) remains well above unity for all frequencies. The reverse isolation remains below -47dB.
The common-mode rejection ratio (CMRR) is greater than 24dB across the entire band of operation. This amount of rejection will aid in the isolation of the sensitive analog signals from substrate noise caused by digital circuitry located on the same die. In fact, in [12] substrate noise isolation techniques are employed which need at least 20dB of common-mode attenuation from the LNA for adequate performance from their wireless receiver. Although the application in [12] was not an UWB system, it does demonstrate that this amount of common-mode noise rejection can be of paramount importance in SoCs.
The performance of the LNA designed in herein is comparatively good when compared to the most recently published CMOS UWB LNAs. However, as discussed before, several design considerations possibly make this LNA more suitable for a mixed-signal environment or SoC (e.g. active matching and a differential architecture) when compared to the others. Active matching was employed in [8] and a differential architecture was used in [7] , but this LNA combines the two features. The power consumption values in Table 1 for [1] , [3] , and [6] do not include their output buffer stage, but [7] does include its output buffer stage. In Table 1 , we do not include the power consumption of our source-follower so that a comparison can be made with the majority of the LNAs, but when comparing with [7] it should be included. All other LNAs listed in Table 1 do not have an output buffer stage. Furthermore, much caution should be used when attempting to compare simulated and measured results; NF, Gain, and BW could be significantly altered after fabrication and testing. Both measured and simulated results are shown in Table 1 attempting to give an accurate representation of already published CMOS UWB LNAs and to present an unbiased view of the research status in the area. 
V. CONCLUSION
In this paper a differential low noise amplifier with active matching was designed and simulated using the TSMC 0.18μm CMOS technology. As seen in Table  1 , the performance of this LNA is comparable to those that have been investigated before. It shows relatively low noise figure, low power consumption, high gain, and wide bandwidth compared with the previous work.
The real limiting factor from preventing the LNA designed herein from reaching full UWB bandwidth was the parasitic capacitances associated with the spiral inductors and not the limitation of the CMOS technology. Since relatively large inductance values were needed (6.75nH) to achieve high gain, the oxide-capacitance relegated the entire inductor useless above about 6.5GHz. Therefore, either gain must be significantly sacrificed, or higher quality inductors need to be used.
